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ABSTRACT 
This paper introduces a method for optimising digital filter 
realisations at the gate level. The method is based on a 
derivative of the primitive operator approach of Bull and 
Horrocks which is extended using a cany-save 
decomposition of the primitive operator graph. This 
facilitates the generation of a set of boolean expressions for 
the multiply-accumulate section of the filter which can be 
minimised using standard sum of products or Reed Muller 
techniques. The technique is fully described and results are 
presented for a representative range of FIR filters. Savings of 
up to 83% are obtained for sum-of-products minimisation 
when compared to a CSD coded hard-wired multiplier 
solution. Initial results suggest further improvements in 
excess of 20% for the Reed Muller case 
INTRODUCTION 
The efficient (multiplier-free) realisation of fixed transfer 
function digital filters has been the focus of much research in 
recent years, particularly for applications such as video signal 
processing where high throughput and low silicon cost are 
dominant design constraints. The primirive operator filter 
(POF) methodology [ 11 embodies one technique for reducing 
implementation complexity by exploiting the redundancy 
inherent in a multiplier-based realisation. It does this by 
replacing all inner product multiplication operations by a 
single directed signal flow graph, employing only primitive 
operations (additions, subtractions and power of two gains). 
The graph is formed in a way which preserves the specified 
filter transfer function, with no loss of coefficient accuracy. 
The design process has been automated in the form of a 
package, POFGEN [2], and has been shown to offer 
significant savings in real applications (eg[3]). 
This paper discusses a derivative of the above technique 
which facilitates further decomposition 'of the POF graph, 
using a curry-save approach, into a form amenable to 
boolean minimisation. This in turn, allows the system to be 
realised efficiently in either a sum of products or Reed Muller 
form [4]. This methodology was introduced in basic form in 
reference [4], but it is only recently that design tools have 
become available [2] which facilitate the full evaluation of its 
potential. The approach yields benefits in the following 
ways: 
0 inexpensive and flexible technologies such as PLAs and 
FPGAs can be used for implementation, 
0 the need for pipeline registers and hence the overall 
latency of the filter can be significantly reduced, 
0 gate counts are reduced especially if PLA based methods 
are employed, 
0 the irregular communication structure of the POF graph 
is easily mapped onto a regular array structures 
amenable to VLSI realisation, 
0 bit-parallel and bit-serial arithmetic methodologies are 
supported, and 
control overheads are reduced for bit-serial designs. 
The paper begins with an introduction to the decomposition 
technique and includes an illustrative example. It continues 
by presenting results for both sum-of-products and Reed 
Muller synthesis methods, indicating the savings possible for 
a range of FIR filters. 
THE CARRY-SAVE DECOMPOSITION 
In the simple addition-only POF graph [l], vertices represent 
two-input adders and edge gains are constrained to values of 
zero or unity. A sub-graph is illustrated in figure 1, where 
the output signal from any vertex, k, is represented by Wk[n] 
and where the carry signal, Ck[n], propagates within the 
vertex. This propagation occurs in time for a bit-serial 
system and space for a bit-parallel system. 
If the carry signal is unfolded and propagated to an adjacent 
vertex in a replicated version of the original sub-graph, figure 
2, then, provided that all sub-graph outputs are accumulated 
correctly, the graph transfer function is preserved. This form 
of decomposition can be applied iteratively to all vertices in 
the original and replica graphs allowing each vertex input 
output relationship to be described in terms of two simple 
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Figure 1 Primitive operator sub graph 
boolean expressions. Decomposing all vertices in this 
manner facilitates minimisation of the entire graph using 
standard boolean techniques. 
In general, if the sum output at a vertex, k, in precedence 
level, p ,  of the graph is given by Wp,k[n] and the associated 
carry by C k[n], then the general boolean expressions for a 
full adder f at level p are given by equations (1) and (2). 
Clearly if p=O, then the carry in, C-l,k[n] = 0, and hence all 
vertices at this level represent half adders. 
All vertices in the graph can thus be represented in the form 
of (1) and (2). At each successive level of decomposition, all 
signals associated with the top precedence level in the 
preceding sub-graph are eliminated. Hence the process 
terminates after all precedence levels in the graph have been 
fully decomposed. This results in a structure comprising D 
sub-graph sections with decreasing complexity. An upper 
bound on D is given by: 
1 i l i  i 
Figure 2 Single vertex decomposition 
Where Amax is the maximum number of precedence levels in 
the original POF graph. 
If edge gains in the original POF graph are allowed to assume 
any value in {2i}, Amax can be significantly reduced. Shifts 
can be accommodated in the decomposition process by 
allowing sum paths to propagate across sub-graph boundaries 
in the same manner as the carry paths. The number of sub- 
graphs, D, is now a function of the graph edge gains as well 
as the number of precedence levels and the upper bound is 
now given by: 
An added advantage in this case is that many vertices within 
the carry-save graph have a simpler form and the resulting 
boolean expressions are more amenable to reduction. This 
technique is illustrated by the example in figure 3 for the case 
of the a simple FIR filter coefficient set { 1,2,3,6}. 
The boolean equations for this example are given below: 
woo = x02 
WOI = xoo 
WO2 = woo 
w03' wOl 63 w02 
= wOI w02 
'03 ' 0 2  '01 ' 0 0  
Figure 3 Carry save graph for the set ( 1, 2,3,6}. Signals X;i represent the z-l  delay line taps 
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= w32 c23 
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Figure 4: Addition only gate count comparisons 
The carry-accumulate chain at the bottom of figure 3 is 
required to combine the outputs from each sub-graph, 
appropriately shifted to ensure correct bit alignment. The 9,000 
filter output is thus given by: - 8 -  - - - - 
- a -  - - - - D 
Y b I =  c Y,Qbl. 2' (6)  
i=O 
where Q is the index of the output vertex in each sub-graph. 
For the majority of practical filters negative as well as 
positive coefficient values are required. Subtraction 
operations (or equivalently, signed edge gains) must be 
accommodated in the decomposition procedure. A solution 
to this problem has been previously outlined [4] which 
combines the use of one's complement subtraction with a 
equations must be modified for subtraction as follows: 
., . - . . - , - 
2,000 
1,000 
0 20 40 60 80 100 
carry correction stage at the filter output. The vertex N 
r+ POF -e- CSD -m- cs initial -A- cs SOP I 
SUM OF PRODUCTS SYNTHESIS 
Initial minimisation of the resulting carry-save graph 
expression are performed in POFGEN [2]. Further 
reductions have been obtained using a modified version of 
the standard sum-of-products synthesis tool, MIS IZ [6]. Gate 
count results from this minimisation are presented in figures 
4 and 5 for the case of linear phase FIR filters with 12 bit 
word lengths and orders ranging from 8 to 100. Figure 4 
plots values for the case of a decomposition derived from an 
addition only (type 1) primitive operator graph whereas, for 
figure 5 ,  results are based on a shift-add-subtract graph (type 
2). Both show comparisons between a hardwired CSD 
multiplier solution [7], the original primitive operator graph, 
Figure 5 :  AddlSubtracthhift gate count comparisons 
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N 
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Figure 6: Comparisons for add only and add/sub/shift. 
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and the carry-save solutions. For the filters investigated, 
these results indicate savings for the type 1 case of 77% 
when compared with CSD and 64% when compared with the 
original POF graph. For the type 2 case these figures 
increase to 83% and 65% respectively. A direct comparison 
between the type 1 and type 2 algorithms is shown in figure 6 
which indicates savings for the latter of up to 35%. 
All results assume a bit serial realisation with full pipelining 
for the CSD and standard POF variants. Gate counts are 
computed for the multiply accumulate section of the filters 
only, with complexity calculations performed on the 
lollowing basis: 
Full adder: 14 gates 
Register: 8 gates 
Similar results have been computed for the case of a 4 gate 
register with results showing savings for the type 2 algorithm 
of 75% compared to CSD and 50% compared to the original 
POF solution. 
These figures will of course vary according to the 
implementation technology. Further benefits will arise from 
reduced latency (and hence pipeline register requirements), 
savings in control overhead or the potential of realisation 
using PLA type techniques. 
REED MULLER SYNTHESIS 
It is well known that conventional sum-of products 
minimisation does not perform well for arithmetic functions 
such as adders or coding functions such as parity functions. 
Recent research has focused on the use of a Reed Muller 
representation - an exclusive-OR sum of AND product terms 
- as a way of describing and manipulating functions [4]. 
Work is ongoing at Bristol University in this respect and 
design tools currently under development have been used to 
evaluate the potential of this approach in the current problem 
area. Preliminary results have been produced for a 16th 
order FIR filter with 12 bit coefficients show a saving of 29% 
when compared with its sum-of products counterpart. We 
believe that this demonstrates the potential of this approach 
and further work is underway. 
CONCLUSIONS 
A general method has been presented which facilitates the 
optimisation of digital filter multiplier-accumulator block at 
the gate level. When compared to a similar gate count for 
the conventional primitive operator graph, savings up to 65% 
have been demonstrated. Such techniques also facilitate the 
adoption of PLA technology offering the potential of layout 
regularity and the development of standard parts. Current 
work is continuing to investigate the benefits of Reed Muller 
logic synthesis techniques in this area. 
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